Abstract-Power distribution systems (PDS) on printed circuit boards (PCB) have ever increasing complexities associated with them. Multiple voltages, lower voltage levels, higher frequency content, increasing supply demands, and parasitics magnify sensitivities to transients and noise voltage/current. Capacitors are typically used as a local source of energy to suppress transients and provide a low-pass filter operation for noise by providing low impedance. This paper investigates the impedance properties of standard multlayer ceramic capacitors (MLCCs) and compares them to the X2Y ® Technology Circuit 2 configuration for use in decoupling applications.
I. INTRODUCTION -IMPEDANCE VS. FREQUENCY FOR STANDARD MLCC
[1] states that effective series inductance is only affected by the geometry of the conductive region for bypass capacitors. For MLCCs, this means that parasitic inductance correlates directly with the physical package size and not the capacitance value or dielectric. Lastly, Figure 3 examines the impedance beyond SRF for different dielectric MLCCs. The same package size (1812) was used to compare NPO, X7R, and Y5V dielectrics. (Note: different capacitive values were used due to value limitations of the library.) Figure 3 demonstrates that the impedance beyond SRF is independent of dielectric substrate used. 
II. X2Y ® TECHNOLOGY AND TEST PROTOCOL
The X2Y ® Chip Technology is a 4-terminal device that comes in standard MLCC package sizes: 0603, 0805, 1206, 1210, 1410, 1812, and 2220. For the purposes of this paper, the connection configuration utilized will be Circuit 2. (The Circuit 2 configuration has been defined by the inventor and manufacturers of X2Y ® Technology [3] .) Circuit 2 is a single-ended application that utilizes two independent conductor connections to the structure. In the case of this paper, the conductors are signal and return Figure 4 . The capacitive ratings of X2Y ® components are a Lineto-ground measurement which divides the structure into two capacitive halves. The orientation of the Circuit 2 configuration (with respect to the source and load) places both capacitive halves in parallel. This means that a X2Y ® component in a Circuit 2 orientation supplies twice the rated capacitance value to a circuit ( Figure 5 ) [4] .
For example, an X2Y ® component with a 100nF capacitive rating has 100nF of capacitance between the 'A' terminal and the 'G1'/'G2' terminals and 100nF of capacitance between the 'B' terminal and the 'G1'/'G2' terminals. Since both the 'A' and 'B' terminals are attached to the signal trace and the 'G1' and 'G2' terminals are attached to the return trace, both capacitive halves are in parallel with the traces (source and load), thus the total capacitance is supplied is 200nF. Tolerance between capacitive halves of X2Y ® components is typically ±2.5% unsorted which is maintained over temperature and time (aging) due to the shared dielectric and electrodes [5] .
Evaluation measurements for this paper utilize a Hewlett Packard 2-port Vector Network Analyzer (VNA) (model HP 8753E) with test set cables (HP 11587D). Log Scale
Insertion loss measurements (S21) from the VNA are then converted in a spreadsheet to impedance (Z) using the following equation from [9] :
Two types of test fixtures are used to measure impedance performance. The first fixture is a microstrip-PCB with an overall dimension of 28mm x 28mm made with an FR-4 substrate. The microstrip-PCB is double layered, 1.0688mm thick, with a relative permittivity of 4.6. The signal trace is 1.345mm and the ground trace widths are 12.9475mm. SMA connectors are soldered at each end of the signal trace ( Figure 6 ).
(Note: in order to use multiple package sizes with one size microstrip-PCB, a modified-Circuit 2 configuration was used. Due to the symmetry of the X2Y ® structure, performance difference between Circuit 2 and modifiedCircuit 2 is nominal. This is documented in [4] . In addition, to test a 0603 package X2Y ® , the signal trace was narrowed under the component. This had nominal effect on the microstrip-PCB impedance/S21 measurements as shown in Figure 9 .) The second type of test fixture is a series of three viaPCBs which use vias to connect the component to planes. SMA connectors are attached to the left and right sides of the via-PCBs (Figure 7 and 8) . The original purpose of the boards was to identify optimal via sizes and layout configurations for X2Y ® components along with other devices. The arrows in Figure 7 and 8 identify which component layouts were used for this paper. 
III. X2Y ® PACKAGE SIZE AND INDUCTANCE

BEYOND SRF
This section evaluates the correlation between package size and impedance of the X2Y ® Technology beyond SRF. The DUTs are:
(Note: an 1812 (0.1uF) was not available at the time testing was conducted.) Figure 10 shows the impedance measured on the microstrip-PCB and Figure 11 shows the impedance measured on the via-PCBs.
Both Figure 10 and 11 demonstrate that the impedance/inductance beyond SRF improves with package size. This is contrary to what was demonstrated by standard MLCC in Section I of this paper. 
IV. X2Y ® CAPACITIVE VALUE AND INDUCTANCE
BEYOND SRF
This section evaluates the correlation between capacitance value and impedance of the X2Y ® Technology beyond SRF. The package size (1812) and dielectric (X7R) are held constant while the capacitance value is varied. The DUTs are :
® 1812 (1uF) X7R 25v Figure 12 shows the impedance measured on the microstrip-PCB and Figure 13 shows the impedance measured on the via-PCBs.
Both Figure 12 and 13 demonstrate that the impedance/inductance beyond SRF improves with larger capacitive values. Again, this is contrary to what was demonstrated by standard MLCC in Section I of this paper. 
V. UNDERSTANDING THE X2Y ® TECHNOLOGY
The unexpected behavior of the X2Y ® Technology is the result of internal structural improvements over standard MLCC. The X2Y ® structure is comprised of alternating electrodes ('A' and 'B') encompassed by three connected (top, middle, and bottom) dual terminated ('G1' and 'G2') parallel electrodes that form a quasi Faraday Cage (Figure 14) [5]. The structure and circuit orientation (Circuit 2 configuration) dictate that the current path on the 'A' and 'B' electrodes are in opposing directions. The reference electrodes provide a common return path for both the 'A' and 'B' electrodes. Opposing currents and resulting H-fields returning on a common reference electrode cancel mutual inductance (right-hand-rule) [8] .
In addition, the geometry of the conductive region (which is responsible for the effective series inductance as stated earlier) is no longer the distance from the 'A' to 'B' terminals as with standard MLCCs. The conductive region is now a dual parallel path ('A' to 'G1'/'G2' and 'B' to 'G1'/'G2') approximately half the physical distance of standard MLCCs [9] .
Understanding the benefits of the structure is the key to explaining the data presented in Section III & IV. The data shows that the larger package components (Section III) and biggest capacitive values (Section IV) have the lowest impedance.
The electrodes for the larger package X2Y ® components further maximize the mutual inductance cancellation by providing a larger surface area for cancellation to occur.
The larger capacitive value components contain more electrodes in the structure. The result is a 'more' parallel structure and reduced dielectric thickness between the electrodes (per given voltage rating and package size), which further promotes cancellation and thus lower impedance.
VI. WHAT CAN X2Y ® TECHNOLOGY DO FOR DECOUPLING APPLICATIONS?
Typically in order to meet impedance and energy requirements, multiple smaller packaged MLCCs are configured in parallel on a PCB. Figure 15 and 
VII. CONCLUSIONS
Section III and IV demonstrate that larger package and higher capacitance values are desirable for the X2Y
